



reconfigurable test system fpga fpaa

- 1998

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)**Scholar**

Results 1 - 7 of 7 for reconfigurable test system fpga fpaa. (0.06 seconds)

FIELD PROGRAMMABLE ANALOGUE ARRAYS: A DFT VIEWCA Looby, C Lyden - Testing Mixed Signal Circuits and Systems (Ref. No: 1997/361 ..., 1997 - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)... offered as a model for analogue **system** DFT It ... Network \_\_\_\_ Analogue I/O Block TestO/P ... **Reconfigurable** standard blocks To achieve accurate transfer functions ...Cited by 1 - [Web Search](#) - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)Field-programmable analog arrays: past, present and future perspectivesPG Gulak, H Kong - TENCON Int. Conference on Microelectronics and VLSI, 1995 - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)... intended primarily for synthesis and **test** of analog ... is the concept of a **reconfigurable**data convertor ... Counterparts of FPGAs Ease **System** Design", Electronic ...Cited by 6 - [Web Search](#) - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)A Two-level Co-Design Framework for Xputer-based data-driven reconfigurable AcceleratorsRW Hartenstein, J Becker - ... of the 30th Hawaii International Conference on **System** ..., 1997 - [doi.ieeecomputersociety.org](http://doi.ieeecomputersociety.org)... Therefore the **reconfigurable** Kress Array is used [24]. ... Annual Hawaii InternationalConference on **System** Sciences ISBN 0 ... analysis based on the GCD-test [40] is ...Cited by 2 - [Web Search](#) - [ieeexplore.ieee.org](http://ieeexplore.ieee.org) - [portal.acm.org](http://portal.acm.org) - [portal.acm.org](http://portal.acm.org) - [all 5 versions »](#)Design and Implementation of a Field Programmable Analogue ArrayA Bratt, I Macbeth - **FPGA**, 1996 - [doi.ieeecomputersociety.org](http://doi.ieeecomputersociety.org)... **Reconfigurable** analogue circuits allow a small functional block of ... but results areavailable from a **test** chip that was ... Integrated circuit for analogue **system**. ...Cited by 13 - [Web Search](#) - [portal.acm.org](http://portal.acm.org) - [acm.org](http://acm.org) - [sigda.org](http://sigda.org) - [all 5 versions »](#)Programmable analog hardware: a case study

J Faura, I Lacadena, A Torralba, JM Insenser - IEEE International Conference on Electronics, Circuits and ..., 1998 -

[ieeexplore.ieee.org](http://ieeexplore.ieee.org)... We introduce the FIPSOC (Field Programmable **System** on a Chip ... interface, which isinteresting for dynamically **reconfigurable** ... the number of required **test** patterns ...Cited by 2 - [Web Search](#) - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)Genetic ProgrammingJR Koza, J Rice - 1992 - [neo.lcc.uma.es](http://neo.lcc.uma.es)... gap **test**, satisfaction of the run **test**, or some ... genetic algorithm is a dynamical**system** of extremely ... in silicon." These devices are **reconfigurable** with very ...Cited by 959 - [View as HTML](#) - [Web Search](#) - [martinsewell.com](http://martinsewell.com) - [macs.hw.ac.uk](http://macs.hw.ac.uk) - [citeseer.csail.mit.edu](http://citeseer.csail.mit.edu) - [all 15 versions »](#)Entwurf eines Adapters fuer den Data SequencerM Brandstetter - Project Thesis, Department of Computer Science, University ..., 1998 - [xputers.informatik.uni-kl.de](http://xputers.informatik.uni-kl.de)... **Test** der Adapterplatine ... zu einer feldprogrammierbaren ALU (Field Programmable ALUArray, **FPAA**). In diesem Modus optimiert das **FPGA** den Datenaustausch zwischen ...[View as HTML](#) - [Web Search](#)

reconfigurable test system fpga fp

Search

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S3	1	5847955[pn]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/27 13:02
S4	1	5710727[pn]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:19
S5	1	10/034565	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:35
S6	635	reconfig\$ with test\$4 with system	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:38
S7	635	reconfig\$ with test\$4 with system\$2	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:39
S8	129	(reconfig\$ with test\$4 with system\$2) and fpga	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:39
S9	2	(reconfig\$ with test\$4 with system\$2) and fpga and fpaa	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:39
S10	219	reconfig\$ with test\$4 with system\$2 and analog	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:40
S11	2	reconfig\$ with test\$4 with system\$2 and analog and fpaa	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 08:39

S12	141	reconfig\$ with test\$4 with system\$2 and analog and display	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:02
S13	11	"6311149"	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:03
S14	1	6311149[pn]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:03
S15	349	703/21[ccls]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:04
S16	443	703/23[ccls]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:04
S17	229	703/23[ccor]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:07
S18	171	703/21[ccor]	US-PGPUB; USPAT; USOCR; EPO; JPO; IBM_TDB	OR	ON	2005/09/28 11:05